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ABSTRACT
A microprogrammable microprocessor system enabling the emulation of 
central processing units of small computers is described. A processor with a 
word length of 16 bits was developed whose instruction set can be wholly defi­
ned by the controlling microprogram. As a first step the emulation of the 
PDP-11/40 /Digital Equipment Corporation/ was realized. The CPU with an inter­
face generating the signals of the UNIBUS forms an operable small computer. 
Here the hardware structure and the controlling microprogram of the system are 
presented as well as the evaluation of the Intel 3000 microprocessor family in 
implementation of an emulator.
АННОТАЦИЯ
В данной работе описывается система микропрограммируемого микропроцес­
сора, позволяющего осуществлять эмуляцию центральных блоков малых ЭВМ. Система 
команд 16-битного центрального блока полностью определяется управляющей микро­
программой. В качестве первого-шага нами проведено эмулирование малой ЭВМ типа 
Digital Equipment Corporation PDP-11/40. В результате нами получена работоспо­
собная ЭВМ, состоящая из центрального блока и адаптера, вырабатывающего сигна­
лы UNIBUS. Описывается hardwer построение системы и управляющая микропрограмма, 
а также проводится оценка семействия микропроцессоров Intel 3000, используемого 
в качестве эмулятора.
KIVONAT
A közlemény olyan mikroprogramozható mikroprocesszoros rendszert is­
mertet, amely lehetővé teszi kisszámitógépek központi egységeinek az emulálá- 
sát. A 16 bites központi egység utasításrendszerét teljes mértékben a vezérlő 
mikroprogram határozza meg. Első lépésként a Digital Equipment Corporation 
PDP-11/40 kisszámitógépének az emulálását végeztük el. A központi egység az 
UNIBUS jeleit előállitó illesztővel kiegészítve működőképes számitógépet alkot. 
Bemutatjuk a rendszer hardware felépítését és a vezérlő mikroprogramot, vala­
mint értékeljük az Intel 3000 mikroprocesszor családot emulátor alkalmazásban.
ABSTRACT
A microprogrammable microprocessor system enabling the emula­
tion of central processing units (CPUs) of small computers is 
described. A processor with a word length of 16 bits was de­
veloped whose instruction set can be wholly defined by the 
controlling microprogram.
As a first step the emulation of the PDP 11/40 (Digital Equip 
ment Corporation) was realized. The CPU was completed by an 
interface generating the signals of the UNIBUS+ and by a mem­
ory of 16 Kwords; in this way an operable small computer came 
into being.
The CPU consists of 8 Intel 3002 CPEs (Central Processing 
Elements) with the 3003 Look Ahead Carry Generator, the Micro 
program Control Unit (Intel 3001 MCU), the control memory, a 
scratch-pad register block containing the general purpose 
registers of the PDP-11/40 and two Field-Programmable Logical 
Arrays (FPLA) performing instruction- and addressing mode de-
+ UNIBUS is the registered trade mark of DEC
2coding.
The beginning addresses of the microprogram routines executing 
the macroinstructions are determined by the instruction decod­
ing FPLA-1. The addressing mode decoding of the instructions 
with single or double operands is performed by the FPLA-2 
followed by the actual execution of the instructions. The micro 
program realizing the basic instruction set is stored in a 
512 word control memory module; the optional extended instruc­
tion set and floating point instructions are to be found in 
a second 512 word module of the 1 Kword capacity control memory
For such an emulation task the applicability of the micro­
processor family chosen can be examined. A study of Intel's 
3001 MCU and 3002 CPE shows their disadvantages as well as 
their advantages.
Emulation was greatly facilitated by a PDP-8 based development 
system enabling hardware tests and symbolic writing and 
assembling of the rfticroprograms as well as their verification.
1. INTRODUCTION
Although the concept of microprogramming is well over twenty 
years old the techniques have become widely used only in the 
last few years. Semiconductor memory technology made the first 
major impact on the development of microprogramming; this was 
followed by the LSI bit-sliced microprocessor chip sets C13 ,
3С 2 Л , C3J - the second important step. Thus the state of semi­
conductor technology and the large number of applications in­
volved in microprogramming greatly affected emulation too. It 
is for this reason that it might be better to change the origi­
nal definition of Tucker C 4 3 i.e. emulation is "a combined 
software and hardware approach to the problem of making a 
computer run programs alien instruction code" to another one 
C53 stressing the role of microprogramming. Nowadays, the view 
that microprogramming should be recognized as an approach 
primarily applied to the task of emulation is also becoming 
much more widespread.
With this definition an emulator could be defined as a special 
interpreter which dynamically maps each statement (instruction) 
at a point to be executed into an execution sequence of state­
ments in another environment. In a microprogrammable machine 
this environment would be microcode instructions. A research 
period of some years in the field of emulation Г6 J, C 73 and 
some succesful host processor designs oriented for emulation 
purposes C8J,C93 were just the beginning. Recently, supported 
by the background of these research and design works a new 
category of computers became technically feasible and started 
to appear on the market as the general microprogrammable machi­
ne, the so called universal (general purpose) host С Ю З  , С1П. 
The members of this machine category are usually medium and 
large systems having large architecture (with flexible bus 
structure and often two levels of microprogramming) and can 
run several emulators at the same time.
4We had quite a different goal when the main points of our pro­
ject were settled. As target machines, only a limited set of 
small processors with a word length of 16 bits were selected.
At the same time we wanted to confine our host machine to the 
microprocessor range with regard both to system size and cost. 
Obviously this consideration resulted in a number of limitati­
ons. Only a part of the host could really be universal and the 
host would need to be supported by a target bus (input-output) t 
this specific part was eventually realized as a so called 
"personality board".
The following hardware design viewpoints were considered:
- the hardware system should be general enough to enable 
the emulation of various central processing units (CPUs),
- the exercütion of the tasks requiring many microsteps 
should be facilitated by appropriate hardware arrange­
ment ,
- the microprogram word should not be too long,
- further extension of the system should be possible,
- control memory extension with a RAM memory of arbitrary 
access time (e.g. minicomputer based development system) 
should be possible.
To provide a truly universal "core" for this micro-host machine 
a generalized flexible decoding structure (realized by indepem 
dent FPLAs decoding instructions and addressing modes of sing­
le or double operands), a sufficient number of registers (en-
5abling efficient mapping for "visible" and microregisters), a 
flexible microinstruction structure (with predefined compulso­
ry fields for the micro-host and free form empty part for 
the personality board control) and an efficient interface (for 
the different external bus boards) were defined. The system 
contains extra hardware for microcode development.
As a test of our "soft" micromachine's capability of emulating 
a range of small and mini computers, initially the emulation 
of PDP-11/40 was realized.
2. HARDWARE STRUCTURE OF THE SYSTEM
Our goal was to build a general purpose microprogrammable ar­
chitecture of contemporary integrated circuits suitable for 
emulation of the CPUs of several small somputers with similar 
performance; this would then give the opportunity for develop­
ing hardware-software tools for microprogramming.
Fig. 1 shows the two main functional parts of the emulator 
machine, i.e. the CPU (EM) and the input/output unit (EMIO-11).
6Figure 1: Functional blockdiagram of the system
The CPU shown in more detail in Fig. 2 was built with micro- 
programmable microprocessor elements of Intel's Series 3000. 
It consists of 8 Central Processing Elements (CPEs) , a Micro­
program Control Unit (MCU) and a Look Ahead Carry Generator 
(LCG). In addition it contains
- a Register Block of 16 registers each with a length 
of 16 bits,
- an Instruction Register,
- FPLAs for decoding purposes,
7- a Condition Register facilitating the microprogram 
branches,
- a PROM Control Memory Block containing 2x512 words 
of max. 64-bit capacity.
The CPE, the Register Block, the Instruction Register and the 
Condition Register are connected to a microprogram controlled 
inner data bus. The Register Block functions as the general 
purpose registers of the emulated small computer, the inner 
registers of the CPE are working registers.
The address output of the MCU and the output of the micro­
program memory constitute a microprogram bus (supplied by a 
few control signals) which enables the connection of a control 
memory of arbitrary access time. This control memory may be
- RAM memory of a minicomputer based development 
system C 123 facilitating the verification of the 
microprogram routines of single macroinstructions.
- EPROM memory /containing the microprogram of the 
complete instruction set. This memory helps the 
examination of the system by test programs.
- Fast PROM or RAM memory as the extension of the 
control memory of 2x512 words.
This architecture of the microprogram bus and the inner data 
bus permits the extension of the system (e.g. with further 
processing circuits such as fast floating point processor);
8the data transfer between the EM and the extension unit takes 
place on the inner data bus, and is controlled by the micro­
program (see Fig. 1).
The instruction set and handling of the input/output periph­
erals (i.e. the I/O bus) can be considered the main parts of 
a small computer. In this emulation (as shown in Fig. 1), the 
hardware of the system is divided into two parts: the EM unit 
and the EMIO-11 unit. This latter is also microprogram control­
led and contains the drivers-receivers and timing circuits of 
the UNIBUS only. In this way it is possible to emulate several 
small computers with similar instruction sets by means of the 
EM unit.
3. MICROPROGRAM REALIZING THE INSTRUCTION 
SET OF THE TARGET SMALL COMPUTER
3.1. Instruction set of PDP-11/40
We have no intention of detailing the instructions of the PDP-11 
small computer family but for a better understanding of the 
structure of the microprogram it is useful to have some know­
ledge of the instruction set of the machine to be emulatedP-3J .
The basic instructions can be classified into three main types:
- arithmetic instructions,
- program control instructions,
9- miscellaneous instructions.
Within these classifications, they can be grouped as follows 
Ar± thine td.c_i.nst ructions
- single operand instructions (e.g. INC A )
- double operand instructions (e.g. BIC A,B)
Program control instructions
- branches (e.g. BEQ*.-4)
- jump and subroutine calls (e.g. JSR R5,A)
- traps and interrupt returns (e.g. IOT)
Miscellaneous instructions
- condition code operators (e.g. CLN)
- HALT, RESET and WAIT instructions.
»
«
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Figure 2: Detailed blockdiagram of the emulator
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The PDP-11/40 also has optional instructions which are arith­
metic extension instructions and two special instructions for 
the Memory Management option. In our system these options were 
realized in a wholly microprogrammed manner.
3.2. Organization of the microprogram
The flowchart of the microprogram is given in Fig. 3. The e- 
vents shown above the dotted line can be considered special 
in a certain sense, viz. they are exceptional with regard 
to the "normal" cases. These events are the following tests 
of the possible states (according to the PDP-11/40) :
- does trace-trap exist?
- does an interrupt request exist?
- is there a console HALT?
- is there an odd PC error?
- is there a stack limit violation?
If any of the above states exists a particular microroutine 
starts working and executes the necessary steps. Since these 
tests have to be done in each macroinstruction, this task in­
creases the average time of the instruction execution. In order 
to avoid this slowdown we applied a special "switch" to "short- 
circuit" some of these tests (e.g. stack limit violation). In 
most cases of verified and operable program running it is cer­
tain that neither odd PC nor stack limit violation occur so the 
testing microroutines can be suppressed and in this way the 
actual speed of the machine increases. It can be said that the
SJ
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Figure 3: Organization of the microprogram
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"switch" changes the state of the emulator from class A to 
class В C 143.
The lower part of the flowchart shows the fetch, decoding and 
execution of the instructions. Instead of a microprogrammed 
solution the instruction decoding is performed by an FPLA 
circuit. This circuit determines the proper microroutine 
addresses of the different macroinstructions; this solution 
saves the generality and flexibility of the emulator since 
any microroutine address arrangement can be obtained simply 
by changing the FPLA circuit.
The addressing mode decoding of the arithmetic instruction 
operands is also performed by means of another FPLA circuit. 
Having fetched the operand or operands the actual execution 
of the instruction follows, and after the calculation and 
setting the condition code bits (according to the result) 
the microprogram gets to the beginning of the cycle again.
In the case of instructions without operands the instruction 
decoding is immediately followed by the actual execution.
As an example, in Fig. 4 the flowchart of a double operand 
instruction is shown in detail. In the execution phase the 
possibility of the Program Status Word (PSW) as destination 
represents an interesting problem. The T bit (Trace Trap) of 
the PSW is a non-writable, non-erasable bit, hence the new 
destination value must be masked before writing into the
Figure 4: Double op. arithm. instr. example
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register dedicated to the PSW. This possibility may occur in 
the case of every instruction with destination operand (except 
CMP, CMPBr BIT, BITB, TST and TSTB) so its test increases the 
execution time of this kind of instruction. Here however, the 
short-circuiting of this test is not possible.
In the group of program control instructions (jump and sub­
routine calls), the adressing mode decoding and address cal­
culation is performed by the same microroutine as in case of 
the arithmetic instructions. The difference between the two 
interrupt exit instructions (RTI and RTT) can be seen on the 
microprogram flowhart: after the execution of RTT in order 
to disable the trace trap the microprogram does not get to 
the beginning of the cycle.
The options are realized in another 512 word microprogram 
module; changing between the modules is controlled by special 
bits of the microinstructions.
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4. EVALUATION OF INTEL 3000 BIT-SLICED SYSTEM 
IN IMPLEMENTATION OF AN EMULATOR
Bearing in mind how bit-sliced microprocessors will be used in 
the design of an emulator where certain performance criteria 
must be met, any comparison of the properties of the different 
microprocessor systems available on the market is extremely 
difficult C15J . We selected the Intel 3000 family at an ear­
ly stage and having developed its well defined application 
environment C 12J found it necessary to keep to this; thus our 
only choice is to accept and later on access this family's 
inherent disadvantages as well as its advantages based on our 
experiences in the design of the emulator. Here, we restrict 
ourselves to discussing the two major components of the family, 
the 3001 MCU and the 3002 CPE, not forgetting the importance 
of related members performing such functions as carry-look 
ahead, interrupt control, bus interfacing, etc. in system real­
ization. The three basic features to be evaluated are
- micro dycle time,
- architecture,
- microinstruction set,
though this obviously does not exclude the considerations of 
cost and ease of programming.
4.1. Advantages and disadvantages of the microsequence control­
ler (3001 MCU)
The 9 bit address width of the MCU was sufficient for micro-
17
programming the basic emulator. The main drawback resulted 
from the restricted address modification (jump) capability 
defined by the column-row address arrangement principle. It 
led to particular difficulties in mapping microinstructions 
with conditional jump where the destination address selection 
♦ is even smaller. In that there were not enough flags to
store the target condition code bits, many extra microintruc- 
tions were required in the microprogram. The use of the regis­
ter known as PR latch leads to difficulties because it can 
be loaded by the JPX instructions only. At the same time the 
multiway branch capability proved to be very effective for the 
direct interpretation of all decoded functions (e.g. console 
switch state, addressing mode).
Other major drawbacks were the lack of built-in supporting 
hardware for loop organization and subroutine handling; these 
were overcome by extra microinstructions and added hardware, 
respectively.
4.2. Advantages and disadvantages of the arithmetic-logic 
unit (3002 CPE)
An unquestionable advantage is the relatively large number of 
buses available but even so this number is insufficient if one 
considers their uses by the instructions linked with them.
The unit contains sufficient registers for mapping the target 
machine registers but their application is strictly AC centred.
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In other words, since no register-register type instruction 
exists, it is necessary to save the AC content all the time 
by many extra microinstructions. For this reason we had no 
alternative but to use an external register block for target 
machine general purpose registers.
The separately available macro address (MAR) and data register 
(AC) are very useful because they can be applied in the same 
cycle. The sophisticated masking capability providing regis­
ter bit set, clear and complement is also very effective as 
well as the nondestructive test realized by conditional clock­
ing. Although the instruction set is rich, there are several 
important elementary functions missing (e.g. loading external 
constant into a given register, subtraction, left shift). The 
result of the operation (e.g. at addition) destroys both the 
original operands (because it is loaded both in Rn and AC). 
There are definitely not enough condition bits so the missing 
ones must be programmed by long microprogram sequences.
The manual is of little help in facilitating one's under­
standing of the system's disadvantages.
CONCLUSIONS
The general purpose central processing unit built in our 
institute has proved to be adequate to its first emulation 
task. Our aim was not to make a small computer which is better 
than the target machine in every respect but rather to examine 
the new possibilities of a system realized by means of such
19
an emulation. Comparison between our microprogrammable micro­
processor based CPU and the target computer is possible and 
is most certainly worthwhile. Two viewpoints of this compa­
rison are of special interest.
- Physical_dimensions
X
The physical dimensions of the microprocessor based CPU provi-
* de a considerable advantage compared with the dimensions of
the DEC small computer. The number of necessary PC boards is 
two as opposed to nine of the target machine; the ICs are in 
a similar ratio.
This is an important characteristic of the CPU. The speed of 
the instruction execution of the microprogrammed CPU strongly 
depends on the number of necessary microsteps, i.e. the com­
plexity of the instruction. The operations which are very fast 
in hardware solutions may require the greatest number of micro­
steps in the microprogrammed version. Hence, any comparison 
between the execution time of each instruction is not too 
profitable; a better purpose would be served by considering 
the average execution time 16 . The microprocessor based
CPU is slower than the target machine by a factor of 1.5 
(some instructions are faster but most of them are slower).
For example, the slowdown factor of the emulation with QM-1
presented in [103 is slightly worse (it is 2 compared with 
our 1.5 ) .
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The general purpose CPU has other interesting possibilities 
besides the emulation of the instruction sets of small compu­
ters. Our system can be enlarged with control memory (up to 4 
Kword); in this way user-defined instructions can be built in 
the instruction set, user program modules can be applied, or 
even interpreters can be written in microcode.
In the development phase of the system (concerning both the 
hardware and the software - i.e. the microprogram) our work 
was greatly facilitated by the development system described 
in С12П . The testing of the microprogram routines was helped 
by a monitor program; it was accomplished in three consecutive 
phases: testing of a part of the macroinstructions, testing 
single macroinstructions and verifying complete macroprograms. 
For verification of the entire system, original DEC system 
programs (programs of the papertape system Г17J) were applied 
successfully.
it
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